

REMARKS

Claims 33 and 35 have been amended. Applicants have amended claims 33 and 35 to further clarify the claimed invention and to correct certain informalities. Claims 4-9, 15, 16, 25-31, 37-42, 44 and 46-54 have been canceled. No new matter has been introduced. Claims 33, 35 and 36 are now pending in this application.

Claims 33, 35 and 36 stand rejected under 35 U.S.C. § 102(b) as being anticipated by Hamade et al. (U.S. Patent No. 5,650,975) ("Hamade"). The rejection is respectfully traversed.

Claim 33 recites, *inter alia*, a method of operating an integrated circuit memory device comprising "introducing a plurality of I/O signals, each of said I/O signals, exhibiting a transient portion and a non-transient portion, onto said plurality of I/O traces respectively; [and] introducing a plurality of non-I/O signals, each of said non-I/O signals exhibiting a transient portion and a non-transient portion, onto said plurality of non-I/O traces respectively." Claims 33 further recites "applying said I/O signals and said non-I/O signals such that said I/O signal transient portions occur only during non-transient portions of said non-I/O signals."

Claim 35 recites, *inter alia*, a method of operating an integrated circuit memory device comprising "during a first time period, introducing a plurality of first electrical signals, each including a transient portion followed by a non-transient portion, one onto each of said non-I/O traces respectively, and allowing each of said plurality of first electrical signals to reach said non-transient portion." Claim 35 further recites "during a second time period, subsequent to said first time period, introducing a plurality of second electrical signals, each including a transient portion followed by a non-transient portion, one onto each of said plurality of I/O traces respectively such

that said transient portion of said second electrical signals occurs exclusively during said non-transient portion of said first electrical signals.”

Applicants respectfully submit that Hamade does not disclose these limitations. Referring to Hamade’s FIG. 2, as directed by the Office Action, Applicants respectfully submit that there is no teaching of applying [the] I/O signals and [the] non-I/O signals such that [the] I/O signal transient portions occur only during non-transient portions of [the] non-I/O signals.

FIG. 2 merely shows the base block AA including sub-memory blocks which is generally not relevant to the claimed invention. At best, each memory block may contain I/O line pairs, but this in no way suggests reducing interference and increasing signal speed by applying I/O transient portions only during non-transient portions of the non-I/O signals. The Office Action also suggests that such limitations would be inherent in such a method. Applicants contend, however, that it would not have been inherent, nor obvious to one of ordinary skill in the art to apply I/O transient portions only during non-transient portions of the non-I/O signals to prevent signal crosstalk and to improve signal transmission speed.


Accordingly, for at least the reasons set forth above, Hamade does not disclose, teach or suggest “introducing a plurality of I/O signals . . . [,] introducing a plurality of non-I/O signals . . . [and] applying said I/O signals and said non-I/O signals such that said I/O signal transient portions occur only during non-transient portions of said non-I/O signals.” Moreover, Applicants respectfully submit that Hamade fails to disclose “that said transient portion of said electrical signals occurs exclusively during said non-transient portion of said first electrical signals” as is recited in claim 35. Thus, claims 33 and 35 are not anticipated by Hamade and are believed to be allowable. Claim 36 depends from claim 35 and should be allowable along with claim 35.

Therefore, Applicants respectfully request that the rejection be withdrawn and the claims allowed.

In view of the above amendment, Applicants believe the pending application is in condition for allowance.

Dated: December 19, 2005

Respectfully submitted,

By  _____

Thomas J. D'Amico

Registration No.: 28,371

Gianni Minutoli

Registration No.: 41,198

DICKSTEIN SHAPIRO MORIN &

OSHINSKY LLP

2101 L Street NW

Washington, DC 20037-1526

(202) 785-9700

Attorneys for Applicants